
INTEGRATED CIRCUITS



Product specification Supersedes data of April 1993 File under Integrated Circuits, IC02 1996 Aug 26



### FEATURES

- 8-bit resolution
- Sampling rate up to 40 MHz
- High signal-to-noise ratio over a large analog input frequency range (7.1 effective bits at 4.43 MHz full-scale input)
- Binary or two's complement 3-state TTL outputs
- Overflow/underflow 3-state TTL output
- TTL compatible digital inputs
- Low-level AC clock input signal allowed
- Internal reference voltage generator
- · Power dissipation only 290 mW (typical)
- Low analog input capacitance, no buffer amplifier required
- No sample-and-hold circuit required.

### **APPLICATIONS**

- General purpose high-speed analog-to-digital conversion
- Digital TV, IDTV
- Subscriber TV decoder
- Satellite TV decoders
- Digital VCR.

#### **GENERAL DESCRIPTION**

The TDA8703 is an 8-bit high-speed Analog-to-Digital Converter (ADC) for video and other applications. It converts the analog input signal into 8-bit binary-coded digital words at a maximum sampling rate of 40 MHz. All digital inputs and outputs are TTL compatible, although a low-level AC clock input signal is allowed.

TYPE		PACKAGE	
NUMBER	NAME	DESCRIPTION	VERSION
TDA8703	DIP24	plastic dual in-line package; 24 leads (600 mil)	SOT101-1
TDA8703T	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1

#### **ORDERING INFORMATION**

## TDA8703

#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>CCA</sub>	analog supply voltage		4.5	5.0	5.5	V
V <sub>CCD</sub>	digital supply voltage		4.5	5.0	5.5	V
V <sub>CCO</sub>	output stages supply voltage		4.2	5.0	5.5	V
I <sub>CCA</sub>	analog supply current		-	28	36	mA
I <sub>CCD</sub>	digital supply current		-	19	25	mA
I <sub>CCO</sub>	output stages supply current		-	11	14	mA
ILE	DC integral linearity error		-	-	±1	LSB
DLE	DC differential linearity error		-	-	±1/2	LSB
AILE	AC integral linearity error	note 1	-	-	±2	LSB
В	-3 dB bandwidth	note 2; f <sub>CLK</sub> = 40 MHz	-	19.5	-	MHz
f <sub>CLK</sub> /f <sub>CLK</sub>	maximum conversion rate	note 3	40	-	-	MHz
P <sub>tot</sub>	total power dissipation		-	290	415	mW


#### Notes

1. Full-scale sinewave ( $f_i = 4.4 \text{ MHz}$ ;  $f_{CLK}$ ;  $f_{\overline{CLK}} = 27 \text{ MHz}$ ).

- 2. The -3 dB bandwidth is determined by the 3 dB reduction in the reconstructed output (full-scale signal at input).
- 3. The circuit has two clock inputs CLK and CLK. There are four modes of operation:
  - a) TTL (mode 1); CLK decoupled to DGND by a capacitor. CLK input is TTL threshold voltage of 1.5 V and sampling on the LOW-to-HIGH transition of the input clock signal.
  - b) TTL (mode 2); CLK decoupled to DGND by a capacitor. CLK input is TTL threshold voltage of 1.5 V and sampling on the HIGH-to-LOW transition of the input clock signal.
  - c) AC drive modes (modes 3 and 4); When driving the CLK input directly and with any AC signal of 0.5 V (peak-to-peak value) imposed on a DC level of 1.5 V, sampling takes place on the LOW-to-HIGH transition of the clock signal. When driving the CLK input with such a signal, sampling takes place on the HIGH-to-LOW transition.
  - d) If one of the clock inputs is not driven, then it is recommended to decouple this input to DGND with a 100 nF capacitor.

## TDA8703

## **BLOCK DIAGRAM**



TDA8703

## 8-bit high-speed analog-to-digital converter

## PINNING

SYMBOL	PIN	DESCRIPTION
D1	1	data output; bit 1
00	2	data output; bit 0 (LSB)
AGND	3	analog ground
V <sub>RB</sub>	4	reference voltage bottom (decoupling)
DEC	5	decoupling input (internal stabilization loop decoupling)
n.c.	6	not connected
V <sub>CCA</sub>	7	positive supply voltage for analog circuits (+5 V)
VI	8	analog voltage input
V <sub>RT</sub>	9	reference voltage top (decoupling)
n.c.	10	not connected
O/UF	11	overflow/underflow data output
D7	12	data output; bit 7 (MSB)
D6	13	data output; bit 6
D5	14	data output; bit 5
D4	15	data output; bit 4
CLK	16	clock input
CLK	17	complementary clock input
V <sub>CCD</sub>	18	positive supply voltage for digital circuits (+5 V)
V <sub>CCO</sub>	19	positive supply voltage for output stages (+5 V)
DGND	20	digital ground
TC	21	input for two's complement output (TTL level input, active LOW)
CE	22	chip enable input (TTL level input, active LOW)
D3	23	data output; bit 3
D2	24	data output; bit 2

## TDA8703

#### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CCA</sub>	analog supply voltage		-0.3	+7.0	V
V <sub>CCD</sub>	digital supply voltage		-0.3	+7.0	V
V <sub>CCO</sub>	output stages supply voltage		-0.3	+7.0	V
$V_{CCA} - V_{CCD}$	supply voltage differences		-1.0	+1.0	V
V <sub>CCO</sub> – V <sub>CCD</sub>	supply voltage differences		-1.0	+1.0	V
$V_{CCA} - V_{CCO}$	supply voltage differences		-1.0	+1.0	V
V <sub>VI</sub>	input voltage range	referenced to AGND	-0.3	+7.0	V
V <sub>CLK</sub> /V <sub>CLK</sub>	AC input voltage for switching (peak-to-peak value)	note 1; referenced to DGND	-	2.0	V
I <sub>O</sub>	output current		-	+10	mA
T <sub>stg</sub>	storage temperature		-55	+150	°C
T <sub>amb</sub>	operating ambient temperature		0	+70	°C
Tj	junction temperature		-	+125	°C

#### Notes

- 1. The circuit has two clock inputs CLK and CLK. There are four modes of operation:
  - a) TTL (mode 1); CLK decoupled to DGND by a capacitor. CLK input is TTL threshold voltage of 1.5 V and sampling on the LOW-to-HIGH transition of the input clock signal.
  - b) TTL (mode 2); CLK decoupled to DGND by a capacitor. CLK input is TTL threshold voltage of 1.5 V and sampling on the HIGH-to-LOW transition of the input clock signal.
  - c) AC drive modes (modes 3 and 4); When driving the CLK input directly and with any AC signal of 0.5 V (peak-to-peak value) imposed on a DC level of 1.5 V, sampling takes place on the LOW-to-HIGH transition of the clock signal. When driving the CLK input with such a signal, sampling takes place on the HIGH-to-LOW transition.
  - d) If one of the clock inputs is not driven, then it is recommended to decouple this input to DGND with a 100 nF capacitor.

#### HANDLING

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient in free air		
	SOT101-1	55	K/W
	SOT137-1	75	K/W

## TDA8703

## CHARACTERISTICS

 $V_{CCA} = V_7 - V_3 = 4.5 \text{ V to } 5.5 \text{ V}; V_{CCD} = V_{18} - V_{20} = 4.5 \text{ V to } 5.5 \text{ V}; V_{CCO} = V_{19} - V_{20} = 4.5 \text{ V to } 5.5 \text{ V}; \text{ AGND and DGND shorted together; } V_{CCA} - V_{CCD} = -0.5 \text{ V to } +0.5 \text{ V}; V_{CCO} - V_{CCD} = -0.5 \text{ V to } +0.5 \text{ V}; \text{ } 0.5 \text{ } 0.5 \text{ V}; \text{ } 0.5 \text{ } 0.5 \text{ V}; \text{ } 0.5 \text{$ 

 $V_{CCA} - V_{CCD} = -0.5 \text{ V}$  to +0.5 V;  $T_{amb} = 0 \text{ °C}$  to +70 °C; unless otherwise specified (typical values measured at  $V_{CCA} = V_{CCD} = V_{CCO} = 5 \text{ V}$  and  $T_{amb} = 25 \text{ °C}$ ).

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply						
V <sub>CCA</sub>	analog supply voltage		4.5	5.0	5.5	V
V <sub>CCD</sub>	digital supply voltage		4.5	5.0	5.5	V
V <sub>CCO</sub>	output stages supply voltage		4.2	5.0	5.5	V
I <sub>CCA</sub>	analog supply current		-	28	36	mA
I <sub>CCD</sub>	digital supply current		-	19	25	mA
I <sub>CCO</sub>	output stage supply current	all outputs LOW	-	11	14	mA
Inputs			•			
CLOCK INPUT	CLK AND CLK (note 1; REFERENCED TO DGND	)				
V <sub>IL</sub>	LOW level input voltage		0	_	0.8	V
V <sub>IH</sub>	HIGH level input voltage		2.0	_	V <sub>CCD</sub>	V
I	LOW level input current	$V_{CLK}/V_{\overline{CLK}} = 0.4 V$	-400	_	-	μA
I <sub>IH</sub>	HIGH level input current	$V_{CLK}/V_{\overline{CLK}} = 0.4 V$	_	_	100	μA
		$V_{CLK}/V_{\overline{CLK}} = V_{CCD}$	_	_	300	μA
Zi	input impedance	f <sub>CLK</sub> /f <sub>CLK</sub> = 10 MHz	-	4	-	kΩ
Ci	input capacitance	$f_{CLK}/f_{\overline{CLK}} = 10 \text{ MHz}$	-	4.5	-	pF
$V_{CLK} - V_{\overline{CLK}}$	AC input voltage for switching (peak-to-peak value)	note 1; DC level = 1.5 V	0.5	-	2.0	V
$\overline{TC}$ and $\overline{CE}$ (	REFERENCED TO DGND)					
V <sub>IL</sub>	LOW level input voltage		0	-	0.8	V
V <sub>IH</sub>	HIGH level input voltage		2.0	-	V <sub>CCD</sub>	V
I <sub>IL</sub>	LOW level input current	V <sub>IL</sub> = 0.4 V	-400	_	-	μA
I <sub>IH</sub>	HIGH level input current	V <sub>IH</sub> = 2.7 V	-	-	20	μA
VI (ANALOG II	NPUT VOLTAGE REFERENCED TO AGND)		,			
V <sub>VI(B)</sub>	input voltage (bottom)		1.33	1.41	1.48	V
V <sub>VI(0)</sub>	input voltage	output code = 0	1.455	1.55	1.635	V
V <sub>OS(B)</sub>	offset voltage (bottom)	$V_{VI(0)} - V_{VI(B)}$	0.125	-	0.155	V
V <sub>VI(T)</sub>	input voltage (top)		3.2	3.36	3.5	V
V <sub>VI(255)</sub>	input voltage	output code = 255	3.115	3.26	3.385	V
V <sub>OS(T)</sub>	offset voltage (top)	$V_{VI(T)} - V_{VI(255)}$	0.085	-	0.115	V
V <sub>VI(p-p)</sub>	input voltage amplitude (peak-to-peak value)		1.66	1.71	1.75	V
IIL	LOW level input current	V <sub>VI</sub> = 1.4 V	-	0	-	μA
I <sub>IH</sub>	HIGH level input current	V <sub>VI</sub> = 3.6 V	60	120	180	μA
Zi	input impedance	f <sub>i</sub> = 1 MHz	-	10	-	kΩ
Ci	input capacitance	f <sub>i</sub> = 1 MHz	_	14	_	pF

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Reference r	esistance					
R <sub>ref</sub>	reference resistance	V <sub>RT</sub> to V <sub>RB</sub>	_	220	_	Ω
Outputs				220		22
•						
	PUTS (D7 - D0) (REFERENCED TO DGND)			1	1	1
V <sub>OL</sub>	LOW level output voltage	I <sub>O</sub> = 1 mA	0	-	0.4	V
V <sub>OH</sub>	HIGH level output voltage	I <sub>O</sub> = -0.4 mA	2.7	-	V <sub>CCD</sub>	V
I <sub>OZ</sub>	output current in 3-state mode	$0.4 V < V_O < V_{CCD}$	-20	-	+20	μA
Switching c	haracteristics (note 2; see Fig.3)					
f <sub>CLK</sub> /f <sub>CLK</sub>	maximum clock frequency		40	-	-	MHz
Analog sigr	nal processing (f <sub>CLK</sub> = 40 MHz)				ł	
В	-3 dB bandwidth	note 3	_	19.5	-	MHz
G <sub>d</sub>	differential gain	note 4	_	0.6	_	%
φd	differential phase	note 4	_	0.8	_	deg
f <sub>1</sub>	fundamental harmonics (full-scale)	f <sub>i</sub> = 4.43 MHz	_	_	0	dB
f <sub>all</sub>	harmonics (full-scale), all components	f <sub>i</sub> = 4.43 MHz	_	-55	-	dB
SVRR1	supply voltage ripple rejection	note 5	_	-28	-25	dB
SVRR2	supply voltage ripple rejection	note 5	-	1	2.5	%/V
Transfer fur	nction		-	•	•	4
ILE	DC integral linearity error		_	_	±1	LSB
DLE	DC differential linearity error		_	_	±1/2	LSB
AILE	AC integral linearity error	note 6	_	_	±2	LSB
EB	effective bits	f <sub>i</sub> = 4.43 MHz	-	7.1	-	bits
Timing (note	е 7; see Figs 3 to 6 <b>; f<sub>CLK</sub> = 40 MHz)</b>				1	4
t <sub>dS</sub>	sampling delay		-	-	2	ns
t <sub>HD</sub>	output hold time		6	_	_	ns
t <sub>dLH</sub>	output delay time	LOW-to-HIGH transition	_	8	10	ns
t <sub>dHL</sub>	output delay time	HIGH-to-LOW transition	_	16	20	ns
t <sub>dZH</sub>	3-state output delay times	enable-to-HIGH	_	19	25	ns
t <sub>dZL</sub>	3-state output delay times	enable-to-LOW	_	16	20	ns
t <sub>dHZ</sub>	3-state output delay times	disable-to-HIGH	-	14	20	ns
t <sub>dLZ</sub>	3-state output delay times	disable-to-LOW	-	9	12	ns

## TDA8703

### Notes

- 1. The circuit has two clock inputs CLK and CLK. There are four modes of operation:
  - a) TTL (mode 1); CLK decoupled to DGND by a capacitor. CLK input is TTL threshold voltage of 1.5 V and sampling on the LOW-to-HIGH transition of the input clock signal.
  - b) TTL (mode 2); CLK decoupled to DGND by a capacitor. CLK input is TTL threshold voltage of 1.5 V and sampling on the HIGH-to-LOW transition of the input clock signal.
  - c) AC drive modes (modes 3 and 4); When driving the CLK input directly and with any AC signal of 0.5 V (peak-to-peak value) imposed on a DC level of 1.5 V, sampling takes place on the LOW-to-HIGH transition of the clock signal. When driving the CLK input with such a signal, sampling takes place on the HIGH-to-LOW transition.
  - d) If one of the clock inputs is not driven, then it is recommended to decouple this input to DGND with a 100 nF capacitor.
- 2. In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock must not be less than 2 ns.
- 3. The -3 dB bandwidth is determined by the 3 dB reduction in the reconstructed output (full-scale signal at the input).
- 4. Low frequency ramp signal ( $V_{VI(p-p)} = 1.8 \text{ V}$  and  $f_i = 15 \text{ kHz}$ ) combined with a sinewave input voltage ( $V_{VI(p-p)} = 0.5 \text{ V}$ ,  $f_i = 4.43 \text{ MHz}$ ) at the input.
- 5. Supply voltage ripple rejection:
  - a) SVRR1; variation of the input voltage producing output code 127 for supply voltage variation of 1 V: SVRR1 = 20 log ( $\Delta V_{VI(127)} / \Delta V_{CCA}$ )
  - b) SVRR2; relative variation of the full-scale range of analog input for a supply voltage variation of 1 V:  $SVR2 = \{\Delta(V_{VI(0)} - V_{VI(255)}) / (V_{VI(0)} - V_{VI(255)})\} \div \Delta V_{CCA}.$
- 6. Full-scale sinewave ( $f_i = 4.4 \text{ MHz}$ ;  $f_{CLK}$ ;  $f_{\overline{CLK}} = 27 \text{ MHz}$ ).
- 7. Output data acquisition:
  - a) Output data is available after the maximum delay of  $t_{dHL}$  and  $t_{dLH}$ .

#### **BINARY OUTPUT BITS TWO'S COMPLEMENT OUTPUT BITS** STEP V<sub>VI(p-p)</sub> O/UF D7 D6 D5 D4 D3 D2 D0 D7 D6 D5 D4 D3 D2 D1 D0 D1 Underflow <1.55 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1.55 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 1 \_ . 254 0 1 1 1 1 1 0 0 1 1 1 0 1 1 1 1 1 . 255 0 1 1 1 3.26 1 1 1 1 1 0 1 1 1 1 1 1 1 0 1 1 1 >3.26 1 1 1 1 1 1 1 1 1 1 1 1 1 Overflow


### Table 1 Output coding and input voltage (referenced to AGND; typical values)


### Table 2 Mode selection


TC	CE	D7-D0	O/UF
X <sup>(1)</sup>	1	high impedance	high impedance
0	0	active; two's complement	active
1	0	active; binary	active

#### Note

1. X = don't care.









## TDA8703


Table 3 Mode selection


TIMING MEASUREMENT	SWITCH S1	SWITCH S2	CAPACITOR
t <sub>dZH</sub>	open	closed	15 pF
t <sub>dZL</sub>	closed	open	15 pF
t <sub>dHZ</sub>	closed	closed	5 pF
t <sub>dLZ</sub>	closed	closed	5 pF


## INTERNAL PIN CONFIGURATIONS















### **APPLICATION INFORMATION**

Additional application information will be supplied upon request (please quote number FTV/8901).




TDA8703

## 8-bit high-speed analog-to-digital converter


### PACKAGE OUTLINES

DIP24: plastic dual in-line package; 24 leads (600 mil)



OUTLINE		REFERENCES			EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT101-1	051G02	MO-015AD				<del>92-11-17</del> 95-01-23

SOT101-1



## TDA8703

### SOLDERING

#### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

### DIP

#### SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg max}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

#### SO

#### **REFLOW SOLDERING**

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

#### WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

## TDA8703

### DEFINITIONS

Data sheet status					
Objective specification This data sheet contains target or goal specifications for product development.					
Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.					
Product specification This data sheet contains final product specifications.					
Limiting values	Limiting values				
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.					
Application information					

Where application information is given, it is advisory and does not form part of the specification.

### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.