5895

BiMOS II 8-BIT SERIAL INPUT, LATCHED SOURCE DRIVERS

The UCN5895A, UCN5895EP, and A5895SLW BiMOS II serial-input, latched source drivers are designed for applications emphasizing low output saturation voltages and currents to -250 mA per output. These smart high-side octal, driver ICs merge an 8-bit CMOS shift register, associated CMOS latches, and CMOS control logic (strobe and output enable) with medium current emitter-follower (sourcing) outputs. Typical applications include incandescent or LED displays (both directly driven and multiplexed), non-impact (i.e., thermal) printers, relays, and solenoids.

Each device is suitable for high-side applications to -250 mA per

Each device is suitable for high-side applications to -250 mA per channel. The maximum supply voltage is 50 V and a minimum output sustaining voltage rating of 35 V for inductive load applications. Under normal operating conditions, the UCN5895A and UCN5895EP are capable of providing -120 mA (8 outputs continuous and simultaneous) at +65°C with a logic supply of 5 V. Similar devices, with higher output current ratings, are the UCN5890A and UCN5891A.

BiMOS II devices can operate at greatly improved data-input rates. With a 5 V supply, they will typically operate at better than 5 MHz. At 12 V, significantly higher speeds are obtained.

The CMOS inputs provide for minimum loading and are compatible with standard CMOS, PMOS, and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull-up resistors to ensure a proper input-logic high. A CMOS serial data output allows cascading these devices in multiple drive-line applications required by many dot matrix, alphanumeric, and bar graph displays.

These devices are rated for continuous operation over the temperature range of -20°C to +85°C. Because of limitations on package power dissipation, the simultaneous operation of all output drivers may require a reduction in duty cycle. The UCN5895A is supplied in a standard 16-pin dual in-line plastic package with a copper lead frame for increased allowable package power dissipation. The UCN5895EP is supplied in a 20-lead plastic leaded chip carrier for minimum area, surface-mount applications. The A5895SLW is supplied in a 16-lead wide-body plastic SOIC.

UCN5895A

SHIFT

REGISTER

LATCHES

Note the UCN5895A (DIP) and the A5895SLW

terminal number assignment.

(SOIC) are electrically identical and share a common

ABSOLUTE MAXIMUM RATINGS

at $T_{\Delta} = +25^{\circ}C$

Output Voltage, V_{OUT} **50 V**

GROUND 1

SERIAL

DATA IN

CLOCK | 2 |

STROBE 4

3

CLK

SERIAL

LOGIC

SUPPLY

OUTPUT

ENABLE

SUPPLY

LOAD

OUT₇

OUT₅

12 OUT 8

10 OUT₆

DATA OUT

16

V_{DD} 15

V_{BB} 13

11

OE 14

 V_{IN} -0.3 V to V_{DD} + 0.3 V Continuous Output Current,

Allowable Package Power Dissipation,

P_D...... **See Graph** Operating Temperature Range,

Storage Temperature Range, $T_S \dots -55^{\circ}C$ to +150°C

Caution: CMOS devices have input-static protection, but are susceptible to damage when exposed to extremely high static electrical charges.


FEATURES


- Low Output-Saturation Voltage
- Source Outputs to 50 V
- Output Current to -250 mA
- To 3.3 MHz Data-Input Rate
- Low-Power CMOS Logic & Latches

Always order by complete part number, e.g., | UCN5895A | .




5895 8-BIT SERIAL-INPUT, LATCHED DRIVERS






TYPICAL INPUT CIRCUIT




Dwg. EP-010-4A

TYPICAL OUTPUT DRIVER



Dwg. No. A-12,655

UCN5895EP




Dwg. No. A-14,368



5895 8-BIT SERIAL-INPUT, LATCHED DRIVERS

ELECTRICAL CHARACTERISTICS at T_A = +25°C, V_{BB} = 50 V, V_{DD} = 5 V and 12 V (unless otherwise noted).

| | | | Limits | | | | | |
|---------------------------|----------------------|---|----------|------|-------|--|--|--|
| Characteristic | Symbol | Test Conditions | Min. | Max. | Units | | | |
| Output Leakage Current | I _{OUT} | $T_A = +25$ °C | - | -50 | μΑ | | | |
| | | T _A = +70°C | - | -100 | μΑ | | | |
| Output Saturation Voltage | V _{CE(SAT)} | I _{OUT} = -60 mA | <u> </u> | 1.1 | V | | | |
| | | I _{OUT} = -120 mA | _ | 1.2 | V | | | |
| Output Sustaining Voltage | V _{CE(sus)} | I _{OUT} = -120 mA, L = 2 mH | 35 | _ | V | | | |
| Input Voltage | V _{IN(1)} | V _{DD} = 5.0 V | 3.5 | 5.3 | V | | | |
| | | V _{DD} = 12 V | 10.5 | 12.3 | V | | | |
| | V _{IN(0)} | V _{DD} = 5 V to 12 V | -0.3 | +0.8 | V | | | |
| Input Current | I _{IN(1)} | $V_{DD} = V_{IN} = 5.0 \text{ V}$ | <u> </u> | 50 | μΑ | | | |
| | | V _{DD} = V _{IN} = 12 V | - | 240 | μΑ | | | |
| Input Impedance | z _{IN} | V _{DD} = 5.0 V | 100 | _ | kΩ | | | |
| | | V _{DD} = 12 V | 50 | _ | kΩ | | | |
| Max. Clock Frequency | f _{CLK} | | 3.3 | _ | MHz | | | |
| Serial Data-Output | r _{OUT} | V _{DD} = 5.0 V | <u> </u> | 20 | kΩ | | | |
| Resistance | | V _{DD} = 12 V | _ | 6.0 | kΩ | | | |
| Turn-ON Delay | t _{PLH} | Output Enable to Output, I _{OUT} = -120 mA | <u> </u> | 2.0 | μs | | | |
| Turn-OFF Delay | t _{PHL} | Output Enable to Output, I _{OUT} = -120 mA | <u> </u> | 10 | μs | | | |
| Supply Current | I _{BB} | All outputs ON, All outputs open | <u> </u> | 10 | mA | | | |
| | | All outputs OFF | _ | 200 | μΑ | | | |
| | I _{DD} | V _{DD} = 5 V, All outputs OFF, Inputs = 0 V | <u> </u> | 100 | μΑ | | | |
| | | V _{DD} = 12 V, All outputs OFF, Inputs = 0 V | _ | 200 | μΑ | | | |
| | | V _{DD} = 5 V, One output ON, All inputs = 0 V | <u> </u> | 1.0 | mA | | | |
| | | V _{DD} = 12 V, One output ON, All inputs = 0 V | <u> </u> | 3.0 | mA | | | |
| Diode Leakage Current | I _R | V _R = 25 V, T _A = +25°C | <u> </u> | 50 | μΑ | | | |
| | | V _R = 25 V, T _A = +70°C | <u> </u> | 100 | μΑ | | | |
| Diode Forward Voltage | V _F | I _F = 120 mA | <u> </u> | 2.0 | V | | | |



Dwg. No. A-12,649A

TIMING CONDITIONS

 $(V_{DD} = 5.0 \text{ V}, \text{Logic Levels are } V_{DD} \text{ and Ground})$

| A. | Minimum Data Active Time Before Clock Pulse (Data Set-Up Time) | 75 ns |
|----|--|--------|
| B. | Minimum Data Active Time After Clock Pulse (Data Hold Time) | 75 ns |
| C. | Minimum Data Pulse Width | 150 ns |
| D. | Minimum Clock Pulse Width | 150 ns |
| E. | Minimum Time Between Clock Activation and Strobe | 300 ns |
| F. | Minimum Strobe Pulse Width | 100 ns |
| G. | Typical Time Between Strobe Activation and Output Transition | 1.0 μs |


Serial Data present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the OUTPUT ENABLE input be high during serial data entry.

When the OUTPUT ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the OUTPUT ENABLE input low, the outputs are controlled by the state of their respective latches.



TYPICAL APPLICATION




Dwg. No. B-1541

TRUTH TABLE

| Serial | | Shift Register Contents | | | | | | Serial | | Latch Contents | | | | | | Output Contents | | | | | | |
|--------|----------------|-------------------------|----------------|----------------|--|------------------|------------------|------------------|-----------------|----------------|----------------|----------------|--|--------------------|----------------|------------------|----------------|----------------|----------------|--|------------------|----------------|
| | Clock Input | ı | l ₂ | I ₃ | | I _{N-1} | I _N | Data Output | Strobe Input | l ₁ | l ₂ | I ₃ | | I _{N-1} | I _N | Output Enable | l ₁ | l ₂ | l ₃ | | I _{N-1} | I _N |
| Н | | Н | R₁ | R_2 | | R _{N-2} | R _{N-1} | R _{N-1} | | | | | | | | | | | | | | |
| L | | L | R ₁ | R_2 | | R _{N-2} | R _{N-1} | R _{N-1} |] | | | | | | | | | | | | | |
| Χ | ユ | R_1 | R_2 | | | D | | R _N | | | | | | | | | | | | | | |
| | | Х | Χ | Χ | | Χ | Χ | Х | L | R₁ | R_2 | R_3 | | R _{N-1} I | R_N | | | | | | | |
| | | P ₁ | P_2 | P_3 | | P _{N-1} | P_N | P _N | н | P ₁ | P_2 | P_3 | | P _{N-1} I | P_N | L | P_1 | P_2 | P_3 | | P _{N-1} | P_N |
| | | | | | | | | | | Х | Χ | Χ | | Χ | Х | Н | L | L | L | | L | L |

 $L = Low\ Logic\ Level \quad H = High\ Logic\ Level \quad X = Irrelevant \quad P = Present\ State \quad R = Previous\ State$


UCN5895A




- NOTES: 1. Lead thickness is measured at seating plane or below.
 - 2. Lead spacing tolerance is non-cumulative.
 - 3. Exact body and lead configuration at vendor's option within limits shown.



UCN5895EP



Dimensions in Millimeters (for reference only)




Dwg. MA-005-20A mm


NOTES: 1. Lead spacing tolerance is non-cumulative.


2. Exact body and lead configuration at vendor's option within limits shown.

A5895SLW

Dimensions in Inches (for reference only)










Dwg. MA-008-16A in

Dimensions in Millimeters (controlling dimensions)







Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

NOTES: 1. Lead spacing tolerance is non-cumulative.

Exact body and lead configuration at vendor's option within limits shown.

